In this Letter, we present the design, simulation (2D and 3D), fabrication, and experimental characterization of compact and fully etched focusing gratings for a horizontal slot waveguide based on a silicon nitride layer sandwiched between amorphous silicon and a silicon-on-insulator. The measured coupling losses are about 4 dB with a 3 dB bandwidth of 38 nm. The fully etched configuration allows the fabrication in a single lithography step.
During the last decade standard silicon-on-insulator (SOI) technology has emerged as the best platform for CMOS integration optics. However, with the growing attention and great interest in silicon photonics on-chip and optical interconnects, the target of high-density integration is a continuous must. In this way, the vertical integration of multiple layers of photonic components can overcome the limited bandwidth density of a single-layer photonic integrated circuit (PIC) [1] . Multi-layer silicon PICs with material films deposition or direct wafer/ sample bonding yielding horizontal slot waveguides are promising solutions. Horizontal slot waveguides, where light confinement happens in a thin low refractive index layer sandwiched by thick high refractive index materials, allow for ultra-high optical confinement, light guiding, lateral extraction of light for on-chip distribution, light emitting devices, efficient nonlinear performance and, as mentioned above, multilayer functionalities allowing the combination of several optical layers or even of electronic and optical layers [2] [3] [4] [5] [6] . Among the materials involved in slot waveguides, amorphous silicon as a deposited material is a particularly promising approach for enabling the desired matching between on-chip optical layers, or even the integration with electronic ones, as it allows amorphous silicon to be deposited at a low temperature [by a well-suited CMOS-compatible plasma enhanced chemical vapor deposition (PECVD) process] which is an essential requirement in CMOS fabrication processes [7, 8] . Such multilayer technology and, consequently, high-density integration requires a high-dimensional reduction of on-chip components and, therefore, the coupling between them and between these components and optical fibers has become a nontrivial task. Therefore, for large-scale integration, light couplers with low losses, large bandwidths, small footprints, and integration compatibility are highly desirable. From all the methods proposed for efficient light coupling, grating couplers are one of the most promising solutions, since optical coupling is achieved by vertical alignment not requiring polished facets. Grating couplers can be fabricated in a CMOS-compatible process and can be placed anywhere across the wafer, enabling wafer scale testing of the integrated circuits [9] . In addition, they are very compact and have a large optical bandwidth [10] [11] [12] [13] .
Many works on grating couplers based on conventional silicon waveguides have been reported showing high efficient coupling with fully etched slots and optimized shapes as nonuniform or sub-wavelength patterns [14] [15] [16] [17] [18] . In horizontal slot waveguides, linear gratings have been theoretically analyzed [19] and experimentally demonstrated with coupling efficiencies of 20% [20] and, recently, 60% [21] . However, conventional linear gratings require a few hundred micron long adiabatic taper to convert the optical mode from the grating to the waveguide with low loss resulting in a large footprint of the total structure (input grating, waveguide, and output grating). In order to reduce such length and, therefore, the device footprint yielding a higher degree of integration, the gratings can be designed in a curved shape to focus the optical mode from the grating directly into the waveguide, avoiding the adiabatic taper [22, 23] . Focusing grating couplers to efficiently couple light into integrated circuitry have been reported with a coupling loss of 4 dB in a partially buried rib multilayer waveguide [24] . However, to the best of our knowledge, no focusing grating couplers for fully etched horizontal slot waveguides have been yet reported. In this Letter, a fully etched slot focusing grating is demonstrated, thus allowing a CMOS-compatible fabrication in a single lithography step (not allowed in conventional shallow-etched gratings, in which an additional lithography step is required) and compact device footprints.
The phase-matching condition that governs the first-order diffraction of a conventional linear grating coupler is expressed as
where k 0 2π∕λ 0 is the wavenumber in vacuum and n eff is the grating effective index [related with the filling factor (f f ) and effective indices of etched (n e ) and unetched regions (n u ) as n eff 1 − f f ⋅n e f f ⋅n u , n c is the upper-cladding material refractive index, θ is the incident angle between the fiber and the grating surface normal (which in our case is fixed to 10°), and Λ is the grating period. Then, according to [22] , such a phasematching condition [Eq. (1)] can be expressed as follows to produce a curved cylindrically wavefront and focus the light in the center of curvature:
where the top surface of the waveguide is chosen to lay in the (x, z) plane of a right-handed Cartesian coordinate system, with z along the waveguide axis and the origin chosen to be in the desired focal point; q is an integer indicating the order of a curved grating line. From Eq. (2), we can derive
which indicates that curved grating lines are a set of confocal ellipses with the common focal point at the origin. The proposed horizontal slot waveguide grating structure is depicted in Fig. 1 . The slot is constructed over a standard commercial SOI wafer with 220 nm of silicon and 2 μm of buriedoxide BOX. The cross section of the waveguide has a silicon nitride layer (Si 3 N 4 ) corresponding to the slot region sandwiched by two silicon slabs (the crystalline silicon layer of the SOI wafer and the deposited amorphous silicon, a-Si, layer). The refractive indices used for simulations are n Si 3 N 4 2, n Si n a-Si 3.48 and n SiO 2 1.46. As a fully etched configuration is presented, the grating etching depth is the sum of the amorphous silicon, silicon nitride, and silicon layer thicknesses. Moreover, the widths of both the grating and the slot waveguide were fixed to 12 μm and 300 nm (to ensure a singlemode condition), respectively. The polarization of light is TM, while the considered wavelength is 1550 nm.
Both 2D and 3D finite-difference time-domain (FDTD) simulations from a commercial software [25] were used to design the grating couplers. We applied the 2D-optimized design parameters obtained for linear gratings to the 3D simulations of the curved ones, translating the obtained period and filling factor to n eff by using the Bragg condition. For the 2D optimization of linear gratings, two design parameters of the grating structure are optimized: the grating period, Λ, and the filling factor, f f (Fig. 2) . Furthermore, three other parameters are involved in the multilayer structure of the slot waveguide: the thicknesses of the Si 3 N 4 slot, t slot , the upper a-Si layer, t a-Si (Fig. 1) , and the SiO 2 uppercladding, t cover (Fig. 2) have been taken into account and optimized to maximize the coupling efficiency. An output grating coupler configuration has been optimized by 2D simulations. Therefore, the TM fundamental mode was launched within the 300 nm width slot waveguide and then diffracted outside by the grating. The overlap integral was calculated on top of the grating to obtain the power coupled to the fundamental mode of a standard single-mode fiber (SMF) (with a MFD 10.4 μm).
For the design, two cases were analyzed: when the two silicon slabs are symmetric in terms of thickness and when they are asymmetric. In both cases, the variation of the silicon nitride layer thickness was also analyzed, and the optimization of f f and Λ was performed. First, an optimization of the alignment parameters for the position of the output fiber (S and L c ) was carried out. An optimum position was obtained for S 1 μm and L c 3.5 μm, and these values were maintained in the whole study. Then the t cover effect was analyzed. It was found that coupling efficiency presents a sinusoidal shape as a function of t cover , as expected from the grating couplers theory. One of the obtained maximums of coupling efficiency was found for t cover 1 μm, and such a value was set for the next simulations. Besides, in each simulation step, Λ and n eff were recalculated from the Bragg diffraction Eq. (1).
The results in Fig. 3(a) show the thickness variation of the two silicon slabs and the silicon nitride layer. The highest efficiency was obtained for t Si t a-Si 235 nm and t slot 50 nm. Then, using these values for the thickness of each layer, the f f and Λ were simulated, and the results are shown in Fig. 4(a) . The optimized values for f f and Λ were found to be 52% and 895 nm, respectively. Moreover, these results show that the grating is more sensitive to period variations than to fill factor variations. Thus, the period has been optimized again, taking into account the thickness of two silicon slabs and keeping the optimal values obtained for the silicon nitride thickness layer and f f . The results in Fig. 5(a) show the optimal value for Λ 880 nm and t Si t a-Si 245 nm, getting the highest efficiency for a symmetric case of about 44% which corresponds to a coupling loss of only 3.6 dB.
Once the symmetric case has been analyzed, the asymmetric case was inspected to find the optimum period and fill factor, taking into account t cover , t a-Si and t slot over t Si 220 nm (the thickness of the standard commercial available SOI wafers). In the same way as the symmetric case, initially the coupling efficiency was obtained as a function of t a-Si and t slot . As can be observed from Fig. 3(b) , the best efficiencies are obtained for an amorphous silicon thickness value of 285 nm and slot thickness values between 50 and 70 nm. A t slot 50 nm was chosen to maintain the thin film performance and the ultra-high optical Letter confinement inherent to the slot effect. Then, a coupling efficiency optimization as a function of f f and Λ was carried out. As it is shown in Fig. 4(b) , the highest efficiency was obtained for f f 56% and Λ 895 nm. Finally, again the coupling efficiency was obtained as a function of period and amorphous silicon thickness and results are plotted in Fig. 5(b) . As can be observed, the highest coupling efficiency was obtained for t a-Si 295 nm and Λ 895 nm. Thus, 2D simulation results for the asymmetric case showed a coupling loss of only 2.8 dB (51.72%), better than the symmetric case, for a grating with 50 and 295 nm and 1 μm of Si 3 N 4 , a-Si, and upper-cladding SiO 2 layer thicknesses, respectively, and a period of 895 nm with a filling factor of 56%.
Finally, a 3D simulation of the whole structure for the asymmetric case with the optimized parameters obtained through 2D simulations was performed. The obtained normalized transmission in this case is −7 dB fiber to fiber, which corresponds to a coupling efficiency of about −3.5 dB (≈44%) per grating coupler. The difference in coupling efficiency results between the 3D and 2D simulations is about 7%, and it is due to the difference in the simulation resolution since 2D simulations were made with a resolution of 30 nm, while the 3D simulation was made with 50 nm.
The Si 3 N 4 thin layer, with an optimized thickness of 50 nm and a refractive index of 1.96 (measured at λ 1550 nm by ellipsometry), was grown by PECVD over the crystalline silicon layer of a SOI wafer. Then, a layer of a-Si with an optimized thickness of 295 nm and a refractive index of 3.41 (again measured at λ 1550 nm by ellipsometry) was deposited by the same technique onto the Si 3 N 4 layer. The measured values of refractive indices are in good agreement with the values used in the simulations. The fabrication process is based on an electron beam direct writing process performed on a coated 180 nm hydrogen silsesquioxane (HSQ) resist film (XR-1541.06 from Dow Corning). The mentioned electron beam exposure, performed with a Vistec EBPG5000 tool, was optimized in order to reach the required dimensions employing an acceleration voltage of 100 keV and an aperture size of 200 μm. After developing the HSQ resist using tetramethylammonium hydroxide, the resist patterns were transferred into the a-Si samples employing an also optimized inductively coupled plasma-reactive ion etching process with fluoride gases. Finally, a SiO 2 1 μm upper-cladding was deposited on the samples by using a PECVD system from Applied Materials. Figure 6 shows scanning electron microscope (SEM) images of fabricated devices. A pair of input and output focusing gratings with 36 μm of focal distance was connected by a 300 nm width waveguide. The final fabricated focusing grating footprint was as low as 22 × 65 μm, allowed by the curved shape. Moreover, waveguides with different lengths were fabricated to extract the propagation losses of the slot waveguide.
In general, fully etched gratings usually suffer from strong back Fresnel reflections into the waveguide caused by the refractive index contrast in the grating region which increases the fiber chip coupling loss. Such reflections can be mitigated by antireflective facets which in our gratings have been achieved by triangular shapes with a height of 5 μm and a base of 2 μm, as can observed in Fig. 6 , left.
To measure the coupling efficiency through the transmission spectra characterization, light is launched from a tunable broadband laser (SANTEC TSL-210F) to an external fiber polarization controller to adjust the TM polarization of the input light. The SMF fiber is positioned above the focusing input grating at 10°with respect to the vertical axis to couple the light into the chip. After the waveguide, the output grating diffracts the light to another SMF fiber (also at 10°), which is connected to an optical power meter (Thorlabs, PM320E). It should be noticed that the measured grating spectrum is shifted with respect to the operation wavelength (1550 nm), as it is centered at about 1480 nm. This wavelength shift could be originated due to the deviations of the grating design parameters (which affect the Bragg condition), as well as changes in the multilayer structure (which affect the effective index and, therefore, also the Bragg condition), suffered during the fabrication process. The higher deviation in the filling factor is mainly responsible for the wavelength shift of the transmission spectrum. As feedback, new simulations were carried out, taking into account such deviations confirming the wavelength shift from about 1550 to 1480 nm. Table 1 summarizes the above mentioned deviations.
The measured transmission spectrum of a single focusing grating (normalizing the setup and propagation waveguide losses) is shown in Fig. 7 and is compared with the simulated result. The measured coupling losses are 4.4 dB which are in good agreement with the simulated value. On the other hand, the measured 3 dB bandwidth is 38 nm. Furthermore, a low extinction ratio less than 1 dB of the oscillation ripples due to back reflections has been achieved.
It is worth noting that one of the major drawbacks associated with fully etched grating couplers is the insertion losses mainly caused by the penetration loss to the substrate and the mode mismatch between the fiber and the grating. Thus, a possible approach to further enhance coupling efficiency can come from the optimization of a nonuniform grating pattern by apodizing the grating period to achieve a better mode overlap [9, 23] or the engineering of the buried-oxide thickness [10, 15] , since it has a significant impact on the grating coupler performance due to the secondary reflections at dielectric interfaces.
Compact focusing grating couplers in horizontal slot waveguides have been 2D and 3D simulated and experimentally demonstrated. A horizontal slot structure with a Si3N4 thin film sandwiched between crystalline silicon and deposited amorphous silicon layers has been fabricated with the developed fully etched gratings. Grating couplers with coupling losses of 4.4 and 3 dB bandwidths of 38 nm have been demonstrated. Reported gratings are compact due to their curved shapes, allowing low complexity in the CMOS-compatible fabrication process with a single lithography step and encouraging the multilayer integration on silicon platform. 
